unofficial mirror of guile-devel@gnu.org 
 help / color / mirror / Atom feed
* [PATCH] Recognize RISC-V compilation targets.
@ 2018-02-26  1:34 Shea Levy
  2018-03-15 13:23 ` Shea Levy
  2018-03-16  3:20 ` Mark H Weaver
  0 siblings, 2 replies; 4+ messages in thread
From: Shea Levy @ 2018-02-26  1:34 UTC (permalink / raw)
  To: guile-devel; +Cc: Shea Levy

* module/system/base/target.scm (cpu-endianness): Add case for "riscv" variants.

Signed-off-by: Shea Levy <shea@shealevy.com>
---
 module/system/base/target.scm | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/module/system/base/target.scm b/module/system/base/target.scm
index 95ab8d8c9..93616f4a3 100644
--- a/module/system/base/target.scm
+++ b/module/system/base/target.scm
@@ -86,6 +86,8 @@
              (endianness big))
             ((string=? "aarch64" cpu)
              (endianness little))
+            ((string-match "riscv[1-9][0-9]*" cpu)
+             (endianness little))
             (else
              (error "unknown CPU endianness" cpu)))))
 
-- 
2.16.1




^ permalink raw reply related	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2018-03-16 13:07 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2018-02-26  1:34 [PATCH] Recognize RISC-V compilation targets Shea Levy
2018-03-15 13:23 ` Shea Levy
2018-03-16  3:20 ` Mark H Weaver
2018-03-16 13:07   ` Shea Levy

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).