bug#5768: vhdl-mode.el: modelsim error parsing does not work. Patch attached.

[Friedrich Beckmann <friedrich.beckmann@gmx.de>]

[-- Attachment #1: Type: text/plain, Size: 624 bytes --]

Control: Tags -1 patch 

Hi,

I can confirm that the problem with modelsim error parsing in VHDL mode is still there
in Ubuntu 14.04 with Emacs version 24.3.1 and vhdl-mode.el from the current gnu emacs
repository and also the original ubuntu vhdl-mode.elc version 3.33.28. 

I fixed the problem by modifying vhdl-mode.el file from the current repository. The patch is attached. 
By the way, the upstream link:

http://www.iis.ee.ethz.ch/~zimmi

is a dead link today. Attached are two pictures showing emacs before and after the fix and the patch of vhdl-mode.el. 

Friedrich

















[-- Attachment #2.1: Type: text/html, Size: 1076 bytes --]

[-- Attachment #2.2: vhdl-compilation-before-fix.JPG --]
[-- Type: image/JPG, Size: 214831 bytes --]

[-- Attachment #2.3: Type: text/html, Size: 271 bytes --]

[-- Attachment #2.4: vhdl-compilation-after-fix.JPG --]
[-- Type: image/JPG, Size: 215702 bytes --]

[-- Attachment #2.5: Type: text/html, Size: 241 bytes --]

[-- Attachment #2.6: vhdl-mode-modelsim-error-parsing.patch --]
[-- Type: application/octet-stream, Size: 1248 bytes --]

diff --git a/lisp/progmodes/vhdl-mode.el b/lisp/progmodes/vhdl-mode.el
index 3d5a398..7c51587 100644
--- a/lisp/progmodes/vhdl-mode.el
+++ b/lisp/progmodes/vhdl-mode.el
@@ -264,9 +264,14 @@ Overrides local variable `indent-tabs-mode'."
     ;; WARNING[2]: test.vhd(85): Possible infinite loop
     ;; ** Warning: [4] ../src/emacsvsim.vhd(43): An abstract ...
     ;; ** Error: adder.vhd(190): Unknown identifier: ctl_numb
+    ;; ** Error: counter_rtl.vhd(18): Nonresolved signal 'hallo' has multiple sources.
+    ;;  Drivers:
+    ;;    counter_rtl.vhd(27):Conditional signal assignment line__27
+    ;;    counter_rtl.vhd(29):Conditional signal assignment line__29
     ("ModelSim" "vcom" "-93 -work \\1" "make" "-f \\1"
      nil "vlib \\1; vmap \\2 \\1" "./" "work/" "Makefile" "modelsim"
-     ("\\(ERROR\\|WARNING\\|\\*\\* Error\\|\\*\\* Warning\\)[^:]*:\\( *\[[0-9]+\]\\)? \\([^ \\t\\n]+\\)(\\([0-9]+\\)):" 3 4 nil) ("" 0)
+     ("\\(ERROR:\\|WARNING\\[[0-9]+\\]:\\|\\*\\* Error:\\|\\*\\* Warning: \\[[0-9]+\\]\\| +\\) \\([^ ]+\\)(\\([0-9]+\\)):" 2 3 nil)
+     ("" 0)
      ("\\1/_primary.dat" "\\2/\\1.dat" "\\1/_primary.dat"
       "\\1/_primary.dat" "\\1/body.dat" downcase))
     ;; ProVHDL, Synopsys LEDA: provhdl -w work -f test.vhd

[-- Attachment #2.7: Type: text/html, Size: 838 bytes --]